ISCA, International Symposium on Computer Architecture
StatusActive
GenreComputer Architecture Conference
Inaugurated1973
Most recent2023 (Orlando, Florida)
Organized byACM SIGARCH and IEEE Computer Society
Websiteiscaconf.org

The International Symposium on Computer Architecture (ISCA) is an annual academic conference on computer architecture, generally viewed as the top-tier in the field.[1] Association for Computing Machinery's Special Interest Group on Computer Architecture (ACM SIGARCH) and Institute of Electrical and Electronics Engineers Computer Society are technical sponsors.

ISCA has participated in the Federated Computing Research Conference in 1993, 1996, 1999, 2003, 2007, 2011, 2015, 2019, and 2023; every year that the conference has been organized.

Influential Paper Award

The ISCA Influential Paper Award is presented annually at ISCA by SIGARCH and TCCA.[2] The award is given for the paper with the most impact in the field (in the area of research, development, products, or ideas) from the conference 15 years ago.[3]

Prior recipients include:

  • 2022 (For ISCA 2007): Xiaobo Fan, Wolf-Dietrich Weber, Luiz André Barroso. "Power Provisioning for a Warehouse-sized Computer"[4]
  • 2021 (For ISCA 2006): James Donald, Margaret Martonosi. "Techniques for Multicore Thermal Management: Classification and New Exploration"
  • 2020 (For ISCA 2005): Rakesh Kumar, Victor V. Zyuban, Dean M. Tullsen. "Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling"[5]
  • 2019 (For ISCA 2004): Lance Hammond, Vicky Wong, Mike Chen, Brian D. Carlstrom, John D. Davis, Ben Hertzberg, Manohar K. Prabhu, Honggo Wijaya, Christos Kozyrakis, Kunle Olukotun. "Transactional Memory Coherence and Consistency"[5]
  • 2018 (For ISCA 2003): Kevin Skadron, Mircea R. Stan, Karthik Sankaranarayanan, Wei Huang, Sivakumar Velusamy, David Tarjan. "Temperature-Aware Microarchitecture"[5]
  • 2017 (2002) - Krisztian Flautner, Nam Sung Kim, Steven Martin, David Blaauw, Trevor Mudge. "Drowsy caches: simple techniques for reducing leakage power"[6][7]
  • 2016 (2001) - Brian Fields, Shai Rubin, Rastislav Bodík,[8][9]
  • 2015 (2000) - David Brooks, Vivek Tiwari, and Margaret Martonosi,[10][11]
  • 2014 (1999) - Seth Copen Goldstein, Herman Schmit, Matthew Moe, Mihai Budiu, Srihari Cadambi, R. Reed Taylor, and Ronald Laufer[12]
  • 2013 (1998) - Srilatha Manne, Artur Klauser, Dirk Grunwald,[13][14]
  • 2012 (1997) - Subbarao Palacharla, Norman P. Jouppi, James E. Smith[15]
  • 2011 (1996) - Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, Henry M. Levy, Jack L. Lo, and Rebecca L. Stamm
  • 2010 (1995) - Dean M. Tullsen, Susan J. Eggers, and Henry M. Levy
  • 2009 (1994) - Jeffrey Kuskin, David Ofelt, Mark Heinrich, John Heinlein, Richard Simoni, Kourosh Gharachorloo, John Chapin, David Nakahira, Joel Baxter, Mark Horowitz, Anoop Gupta, Mendel Rosenblum, and John L. Hennessy[16]
  • 2008 (1993) - Maurice Herlihy and J. Eliot B. Moss,[17][18]
  • 2007 (1992) - Tse-Yu Yeh and Yale N. Patt[19]
  • 2006 (1991) - Pohua P. Chang, Scott A. Mahlke, William Y. Chen, Nancy J. Warter, and Wen-mei W. Hwu[20]
  • 2005 (1990) - Norman P. Jouppi,[21][22]
  • 2004 (1989) - Steven Przybylski, John L. Hennessy, and Mark Horowitz[23]
  • 2003 (1988) - Jean-Loup Baer and Wen-Hann Wang[24]

References

  1. ↑ "Computer Science Conference Rank". lipn.univ-paris13.fr. Archived from the original on 2017-06-04. Retrieved 2017-06-04.
  2. ↑ "ACM SIGARCH Awards and Honors". ACM SIGARCH. SIGARCH. 2011-07-09. Retrieved 4 June 2017.
  3. ↑ "ACM SIGARCH/IEEE-CS TCCA Influential ISCA Paper Award". IEEE Computer Society. IEEE. Retrieved 4 June 2017.
  4. ↑ Manerkar, Yatin (14 June 2022). "ISCA 2022 Trip Report". ACM SIGARCH.
  5. 1 2 3 "Influential ISCA Paper Award". ieeetcca.org. Retrieved 1 August 2022.
  6. ↑ Flautner, K.; Nam Sung Kim; Martin, S.; Blaauw, D.; Mudge, T. (2002). "Drowsy caches: simple techniques for reducing leakage power". Proceedings 29th Annual International Symposium on Computer Architecture. IEEE. pp. 148–157. doi:10.1109/ISCA.2002.1003572. ISBN 0-7695-1605-X. S2CID 5239872.
  7. ↑ "2017 ISCA Influential Paper Award for Groundbreaking Research in Power-efficient Computing". Electrical Engineering and Computer Science. University of Michigan. Retrieved 4 June 2017.
  8. ↑ Fields, Brian; Rubin, Shai; Bodík, Rastislav (2001). "Focusing processor policies via critical-path prediction". Proceedings of the 28th annual international symposium on Computer architecture - ISCA '01. ACM. pp. 74–85. doi:10.1145/379240.379253. ISBN 0769511627. Retrieved 4 June 2017. {{cite book}}: |website= ignored (help)
  9. ↑ "UW CSE's Ras Bodik wins Influential Paper Award at ISCA 2016". Paul G. Allen School of Computer Science & Engineering. University of Washington. Retrieved 4 June 2017.
  10. ↑ Brooks, David; Tiwari, Vivek; Martonosi, Margaret (May 2000). "Wattch: A framework for architectural-level power analysis and optimizations". Proceedings of the 27th annual international symposium on Computer architecture - ISCA '00. ACM. pp. 83–94. doi:10.1145/339647.339657. ISBN 9781581132328. S2CID 14134385. Retrieved 4 June 2017. {{cite book}}: |journal= ignored (help)
  11. ↑ "MARTONOSI AND BROOKS RECEIVE ISCA INFLUENTIAL PAPER AWARD". Center for Future Architectures Research. CFAR. Retrieved 4 June 2017.
  12. ↑ Copen, Goldsteinseth; Reed, Taylorr (May 1999). "PipeRench: a co/processor for streaming multimedia acceleration". ACM SIGARCH Computer Architecture News. ACM: 28–39. ISBN 9780769501703. Retrieved 4 June 2017.
  13. ↑ "CS Professor Dirk Grunwald and his students win influential paper award". Computer Science. University of Colorado Boulder. 2013-10-25. Retrieved 4 June 2017.
  14. ↑ Martonosi, Margaret (2014). "2013 International Symposium on Computer Architecture Influential Paper Award". IEEE Micro. IEEE. 34: 91–92. doi:10.1109/MM.2013.132.
  15. ↑ Palacharla, Subbarao; Jouppi, Norman P.; Smith, J. E. (1997). "Complexity-effective superscalar processors". Proceedings of the 24th annual international symposium on Computer architecture - ISCA '97. ACM. pp. 206–218. doi:10.1145/264107.264201. ISBN 0897919017. S2CID 582958. Retrieved 4 June 2017. {{cite book}}: |website= ignored (help)
  16. ↑ The Stanford FLASH multiprocessor. ACM. April 1994. pp. 302–313. ISBN 9780818655104. Retrieved 4 June 2017. {{cite book}}: |website= ignored (help)
  17. ↑ B, Mossj Eliot (May 1993). "Transactional memory: Architectural support for lock-free data structures". Proceedings of the 20th annual international symposium on Computer architecture - ISCA '93. ACM. pp. 289–300. doi:10.1145/165123.165164. ISBN 9780818638107. Retrieved 4 June 2017. {{cite book}}: |journal= ignored (help)
  18. ↑ "Maurice Herlihy Honored with ISCA Influential Paper Award". Computer Science. Brown University. Retrieved 4 June 2017.
  19. ↑ N, Pattyale (April 1992). "Alternative implementations of two-level adaptive branch prediction". Proceedings of the 19th annual international symposium on Computer architecture - ISCA '92. ACM. pp. 124–134. doi:10.1145/139669.139709. ISBN 0897915097. S2CID 53114486. {{cite book}}: |journal= ignored (help)
  20. ↑ P, Changpohua; A, Mahlkescott; Y, Chenwilliam; J, Warternancy; W, Hwuwen-mei (April 1991). "IMPACT: An architectural framework for multiple-instruction-issue processors". Proceedings of the 18th annual international symposium on Computer architecture - ISCA '91. ACM. pp. 266–275. doi:10.1145/115952.115979. ISBN 9780897913942. S2CID 15751065. Retrieved 4 June 2017. {{cite book}}: |journal= ignored (help)
  21. ↑ Jouppi, N.P. (1990). "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers". [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture. IEEE. pp. 364–373. doi:10.1109/ISCA.1990.134547. ISBN 0-8186-2047-1. S2CID 6157765.
  22. ↑ "Prof. Scott Mahlke Receives 2006 Influential ISCA Paper Award". Electrical Engineering and Computer Science. University of Michigan. Retrieved 4 June 2017.
  23. ↑ Przybylski, S.; Horowitz, M.; Hennessy, J. (1989). "Characteristics of performance-optimal multi-level cache hierarchies". Proceedings of the 16th annual international symposium on Computer architecture - ISCA '89. ACM. pp. 114–121. doi:10.1145/74925.74939. ISBN 0897913191. S2CID 3353427. Retrieved 4 June 2017. {{cite book}}: |website= ignored (help)
  24. ↑ On the inclusion properties for multi-level cache hierarchies. ACM. 17 May 1988. pp. 73–80. ISBN 9780818608612. Retrieved 4 June 2017. {{cite book}}: |website= ignored (help)
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.